Nor.



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. BOX 1450 Alexandria, Virginia 22313-1450

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/928,671	08/13/2001	Dennis M. O'Connor	INTL-0606-US (P11747)	8164
7	590 06/26/2003			
Timothy N. Trop TROP, PRUNER & HU, P.C. 8554 KATY FWY, STE 100			EXAMINER	
			2188	9
			DATE MAILED: 06/26/2003	2

Please find below and/or attached an Office communication concerning this application or proceeding.

U.S. Patent and Trademark Office PTO-326 (Rev. 04-01)

2) Notice of Draftsperson's Patent Drawing Review (PTO-948)

3) Information Disclosure Statement(s) (PTO-1449) Paper No(s)

6) U Other:

Notice of Informal Patent Application (PTO-152)

Art Unit: 2188

DETAILED ACTION

- This Office Action is in response to Application No. 09/928,671 filed August 13,
 Claims 1-30 are pending in this application.
- 2. The specification and the claims have been examined with the results that follow.

Specification

3. The disclosure is objected to because of the following informalities:

On page 2, line 3, replace "code" with -core--.

On page 4, line 23, replace "mechanisms" with -mechanism--.

Appropriate correction is required.

Claim Objections

- 4. Claims 8-10, 18-20 and 28-30 are objected to because of the following informalities:
- (a) Claims 8, 18 and 28 recite the limitation "the access" in the claims. It is not clear which access the claim is referring to since there was no previous mention of "an access" in the claims or in their parent claims 1, 11 and 21. Examiner would suggest amending the claims to replace "the access" with –an access—.
- (b) Claims 9, 19 and 29 recite the limitation "the access" in the claims. It is not clear which access the claim is referring to since there was no previous mention of "an

Page 2

Art Unit: 2188

access" in the claims or in their parent claims 1, 8, 11, 18, 21 and 28. However, if claim 8, 18 and 28 were amended to recite "an access", the language "the access" in claims 9, 19 and 29 would be appropriate.

Page 3

(c) Claims 10, 20 and 30 recite the limitation "the requested data" in the claims. It is not clear which "requested data" the claim is referring to since there was no previous mention of "a requested data" in the claims or in their parent claims 1, 8-9, 11, 18-19, 21 and 28-29. Examiner would suggest amending the claims to replace "the requested data" with –a requested data—.

Appropriate correction is required.

Claim Rejections - 35 USC § 102

5. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.
- 6. Claims 1, 2, 5, 6, 8, 11, 12, 15, 16,18, 21, 22, 25, 26 and 28 are rejected under 35 U.S.C. 102(e) as being anticipated by Arimilli et al. (US6,463,507) hereinafter "Arimilli".

Art Unit: 2188

As per claim 1, Arimilli discloses a method comprising defining a multilevel cache [e.g., L1 and L2; col. 8, lines 19-21] including a core having relatively faster components [L1 cache is faster since it is closest to processor core; col. 8, lines 19-21; col. 9, lines 47-50]; and a region including relatively slower components [directory of the lower level (L2) cache, L2 cache is slower than L1 cache; col. 5, line 32]; and managing the core from said region [upper level cache in the core is updated by searching lower level cache directory; col. 5, lines 30-33].

As per claim 2, Arimilli discloses managing the core from a level 2 cache [upper level cache in the core is updated by searching lower level (L2) cache directory; col. 5, lines 30-33].

As per claim 5, Arimilli discloses using a write-through core cache [L1 cache may be a store-through cache; col. 10, lines 62-63].

As per claim 6, Arimilli discloses implementing a line replacement policy in said region [L2 controller 214 controls L1 least recently used (LRU) unit and maintains an hybrid L2 LRU 232; Fig. 4; col. 10, lines 20-30].

As per claim 8, Arimilli discloses handling a core cache miss by passing the details of the access to said region [if load operation in L1 results in a miss, the load address is piped out to lower level storage (L2) subsystem; col. 8, lines 43-49].

As per claim 11, Arimilli discloses an article comprising a medium storing instructions [L1 instruction cache 254; Fig. 5] that enable a processor based system to define a multilevel cache [e.g., L1 and L2; col. 8, lines 19-21] including a core having relatively faster components [L1 cache is faster since it is closest to processor core; col. 8, lines 19-21; col. 9, lines 47-50]; and a region including relatively slower components [directory

Art Unit: 2188

of the lower level (L2) cache, L2 cache is slower than L1 cache; col. 5, line 32]; and managing the core from said region [upper level cache in the core is updated by searching lower level cache directory; col. 5, lines 30-33].

As per claim 12, Arimilli discloses managing the core from a level 2 cache [upper level cache in the core is updated by searching lower level (L2) cache directory; col. 5, lines 30-33].

As per claim 15, Arimilli discloses using a write-through core cache [L1 cache may be a store-through cache; col. 10, lines 62-63].

As per claim 16, Arimilli discloses implementing a line replacement policy in said region [L2 controller 214 controls L1 least recently used (LRU) unit and maintains an hybrid L2 LRU 232; Fig. 4; col. 10, lines 20-30].

As per claim 18, Arimilli discloses handling a core cache miss by passing the details of the access to said region [if load operation in L1 results in a miss, the load address is piped out to lower level storage (L2) subsystem; col. 8, lines 43-49].

As per claim 21, Arimilli discloses a processor [*CPU 150*; Fig. 3]; a multilevel cache [*e.g., L1 and L2*; col. 8, lines 19-21] including a core having relatively faster components [*L1 cache is faster since it is closest to processor core*; col. 8, lines 19-21; col. 9, lines 47-50]; and a region including relatively slower components [*directory of the lower level (L2) cache, L2 cache is slower than L1 cache*; col. 5, line 32]; and a storage coupled to said processor storing instructions [*L1 instruction cache 254*; Fig. 5] that enable the processor to manage the core from said region [*upper level cache in the core is updated by searching lower level cache directory*; col. 5, lines 30-33].

Art Unit: 2188

As per claim 22, Arimilli discloses managing the core from a level 2 cache [upper level cache in the core is updated by searching lower level (L2) cache directory; col. 5, lines 30-33].

As per claim 25, Arimilli discloses using a write-through core cache [L1 cache may be a store-through cache; col. 10, lines 62-63].

As per claim 26, Arimilli discloses implementing a line replacement policy in said region [L2 controller 214 controls L1 least recently used (LRU) unit and maintains an hybrid L2 LRU 232; Fig. 4; col. 10, lines 20-30].

As per claim 28, Arimilli discloses handling a core cache miss by passing the details of the access to said region [if load operation in L1 results in a miss, the load address is piped out to lower level storage (L2) subsystem; col. 8, lines 43-49].

Claim Rejections - 35 USC § 103

- 7. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 8. Claims 3, 4, 7, 9-10, 13, 14, 17, 19-20, 23, 24 and 27, 29-30 are rejected under 35 U.S.C. 103(a) as being unpatentable over Arimilli et al. (US6,463,507) and Wu (US5,668,968).

As per claims 3, 13 and 23, Arimilli discloses the claimed invention as detailed above in the previous paragraphs. However, Arimilli does not specifically teach using a

Art Unit: 2188

virtual address to index the core to avoid the need for an address translation mechanism as recited in the claims.

Wu discloses using a virtual address to index the core to avoid the need for an address translation mechanism [portion of the virtual address is used to index the L1 cache, and L1 cache uses a real pointer to point to the corresponding line in L2 cache; col. 6, lines 52-56; lines 66-67].

As per claims 4, 14 and 24, Arimilli discloses the claimed invention as detailed above in the previous paragraphs. Arimilli further discloses placing functions relating to valid bits in the core [one state bit, valid/invalid is provided; col. 10, lines 61-64]. However, Arimilli does not specifically teach placing functions relating to tags and valid bits as well as the data itself in the core as recited in the claims.

Wu discloses placing functions relating to tags as well as the data itself in the core [the remainder of the virtual address becomes a virtual address tag stored in L1 cache directory to indicate whether the corresponding line of data is stored in L1; col. 6, line 51 – col. 7, line 3].

As per claims 7, 17 and 27, Arimilli discloses the claimed invention as detailed above in the previous paragraphs. However, Arimilli does not specifically teach performing virtual-to-physical translation in said region as recited in the claims.

Wu discloses performing virtual-to-physical translation in said region [L2 cache is a real cache where real address are generated (e.g., virtual address are translated to real address); col. 10, lines 39-41; col. 6, lines 58-59].

As per claims 9, 19 and 29, Arimilli discloses the claimed invention as detailed above in the previous paragraphs. However, Arimilli does not specifically teach enabling

Art Unit: 2188

said region to use a memory translation mechanism to determine the physical address and attributes of the access [TLB generates real address which comprises a 20-bit real page number and a 12-bit offset; col. 10, lines 39-43].

As per claims 10, 20 and 30, Arimilli discloses the claimed invention as detailed above in the previous paragraphs. However, Arimilli does not specifically teach checking to see if the requested data is in a storage associated with said region as recited in the claims.

Wu discloses checking to see if the requested data is in a storage associated with said region [the remainder of the real address indicates whether the corresponding line of data is stored in L2 cache; col. 7, lines 4-8].

It would have been obvious to one of ordinary skill in the art, having the teachings of Arimilli and Wu before him at the time the invention was made, to modify the system of Arimilli to include using a virtual address to index the core to avoid the need for an address translation mechanism; placing functions relating to tags as well as the data itself in the core; performing virtual-to-physical translation in said region; enabling said region to use a memory translation mechanism to determine the physical address and attributes of the access; checking to see if the requested data is in a storage associated with said region because it would have (1) reduced the cache coherence complexity in the system because the real, lower level cache always include the lines in the virtual, upper level cache [col. 6, lines 40-45] and (2) modified the L1 cache with limited overhead because the needed information can be quickly accessed [col. 6, lines 49-51] as taught by Wu.

Art Unit: 2188

Conclusion

Page 9

The prior art made of record and not relied upon is considered pertinent to 9. applicant's disclosure. Applicant is required under 37 C.F.R. § 1.111 (c) to consider these references fully when responding to this action. The documents cited therein teach managing a faster core cache from a slower cache region or level 2 cache.

Any inquiry concerning this communication or earlier communications from the 10. examiner should be directed to Pierre M. Vital whose telephone number is (703) 306-5839. The examiner can normally be reached on Mon-Fri, 8:30 am - 6:00 pm, alternate Friday off.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matt Kim can be reached on (703) 305-3821. The fax phone numbers for the organization where this application or proceeding is assigned are (703) 746-7239 for regular communications and (703) 746-7238 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 305-9000.

hum W. Vital Pierre M. Vital June 24, 2003